Abstract --The authors present the first SiGe HEMT mixer integrated circuit. The active mixer stage, operating up to 10GHz RF, has been designed and realized using a 0. 
I. INTRODUCTION
The High Electron Mobility Transistor (HEMT) concept today offers the highest transistor cut-off frequencies combined with power capability and low noise performance. These devices are well established on GaAs and InP substrates but their relatively high production cost makes them less attractive for many consumer applications. Realizing HEMT structures on Si substrates combines HEMT performance with low cost and the possibility of integration with other Si-based technologies. Such devices use the high mobility of electrons in a two-dimensional electron gas (2DEG) in a strained Si layer. Successful realization has been demonstrated with respectable device performance [1] - [4] . A transimpedance amplifier IC using the SiGe HEMT has been reported in [5] . However, its design was not based on simulation due to the lack of models. As a consequence, the next step towards realization of integrated circuit prototypes in SiGe HEMW technology was the development of a simulation model. An empirical large-signal model has been demonstrated in [6] . Based on these prerequisites, the first SiGe HEMT mixer IC has been designed, processed and characterized. The design of an active mixer is, among other applications, well suited for demonstrating the technology's capabilities. It makes use of the transistor's high frequency-as well as low noise performance. The high linearity inherent to HEMT technology will be advantageous for good mixer linearity. Also, gain requirements are less stringent in the design of mixers. The contribution presents simulation and measurement results of an active mixer cell designed with 0.1 tm gate length transistors. After a brief review of device features and the development of a large-signal simulation model for the SiGe HEMT, the mixer circuit will be discussed in detail.
II. SIGE HEMT TECHNOLOGY
In the SiGe HEMIT, a 2DEG forms in a strained Si layer sandwiched between two n-doped SiGe supply layers [7] . In order to form relaxed SiGe layers, a graded buffer is grown on the Si wafer. The gate is formed by a Schottkytype contact. It has a length of 100nm and is centred between the source and drain implant areas which have a spacing of lpm. The device exhibits n-channel depletion mode behaviour with a threshold voltage of typically Vth=-0.7V. Although devices with much higher fi/fmax have been demonstrated [2] , the transistors used for model extraction show a maximum fT of 50GHz and fmax of 80GHz (defined via Mason's unilateral gain). Maximum transconductance is 24OmS/mm.
III. LARGE-SIGNAL MODEL
The design of mixer circuits requires a large-signal simulation model, which accurately describes the nonlinearities in the devices responsible for the generation of the frequency translating effect. The model of the SiGe HEMT is based on a typical FET equivalent circuit and uses empirical equations to describe the nonlinear elements. The IV model employs the COBRA equation [8] developed at the National University of Ireland, Dublin, to describe the static drain current source IDS ( Figure 1 
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The model is implemented in the ADS simulation environment and can be verified against S-parameter measurements ( Figure 3 ). It is suitable for all types of simulations, ranging from small-signal to full largesignal analyses in the time-and frequency domain.
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Step ow IV The mixer exhibits less than 8dB conversion loss for RF frequencies up to 1OGHz (Figure 8 ). 
